



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/697,833	10/30/2003	Juing-Yi Cheng	TS02-150	9275
42717	7590	09/22/2005	EXAMINER	
HAYNES AND BOONE, LLP 901 MAIN STREET, SUITE 3100 DALLAS, TX 75202			DANG, TRUNG Q	
			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 09/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/697,833

Applicant(s)

CHENG ET AL.

Examiner

Trung Dang

Art Unit

2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 August 2005.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-32 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2 and 4-32 is/are rejected.
- 7) ☒ Claim(s) 3 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 27, 29-32 rejected under 35 U.S.C. 102(b) as being anticipated by Gardner et al. of record.

With reference to Figs. 1-4, Gardner teaches every limitation of the claimed invention in that Gardner discloses a method of manufacturing a gate electrode of improved channel effect and improved gate oxide reliability, comprising:

providing a substrate (12), the substrate having been provided with a patterned and etched layer of gate oxide (16) over the surface there-of and a patterned and etched layer of gate material (18) over said patterned gate oxide, a LDD impurity implant (14) into the substrate having been performed and annealed self-aligned with the patterned and etched layer of gate material;

performing a plasma treatment (2) of the patterned and etched layer of gate material and exposed surfaces of the substrate; and

creating spacers (26) over sidewalls of the patterned and etched layer of gate material.

See col. 7, lines 40-41 for the LDD impurity implant regions (14) in the substrate that have been performed and annealed self-aligned with the patterned and etched layer of gate material. See col. 8, lines 45- 56 for the N₂ based or O₂ based plasma treatment of the patterned and etched layer of gate material and exposed surfaces of the substrate. Noted that the plasma treatment of the structure depicted in Fig. 2 is considered as a plasma treatment of the patterned and etched layer of gate material (18) and exposed surfaces of the substrate because it is believed that the surfaces of the substrate (12) and the sidewalls of the patterned polysilicon (18) are also nitridized (in the case of N₂ based plasma) to some extent since there exists no layer at the interfaces between the thin oxide layer (22), the substrate and the polysilicon sidewalls (Fig.2) that would prevent activated nitrogen species in the plasma from permeating there-through . In the case of O₂ based plasma, it is evident that oxygen species in the plasma penetrate through the abovementioned interfaces, which cause "additional oxide growth" (col. 8, lines 48-49). Notwithstanding the above reasoning, the "comprising" format of the claims does not exclude Gardner's process step for forming oxide layer (22). Furthermore, the claimed limitation regarding performing a plasma treatment **directly on** the sidewalls of the gate electrode and **directly** on the exposed substrate does not necessarily mean the sidewalls of the gate electrode and the exposed substrate are directly exposed in plasma environment. Although the plasma treatment of the gate electrode 18 and the exposed substrate 12 in Gardner involves

a presence of oxide layer 22, the sidewalls of the gate electrode 18 and the exposed substrate are **directly** affected by the plasma. That is, plasma **directly** effectuates the formation of nitride (in the case of N₂ based plasma) or oxide (in the case of O₂ based plasma) on the sidewalls of the gate electrode and on the exposed surface of the substrate as noted above.

For claim 32, the sequence of steps recited above reads on every limitation of the claim.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 7, 9-13, 18-26 rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner et al. as above in view of Ueda (US Pat. 6,387,735 of record).

Gardner et al. teach a method as noted in the above 102 (b) rejection, which includes the limitation "an active surface having been bounded over the substrate by creating regions of field isolation" (col. 7, lines 8-15) of independent claims 7, 18, 22 and 26 and further includes the above mentioned broad interpretation concerning the limitation "directly".

Gardner differs from the claims in not disclosing limitations regarding: a) completing the gate electrode, including conductive interconnects there-to (claims 7, 18, 22 and 26), and b) pocket implantation following LDD implantation (claims 12, 20, 24, 26).

Ueda teaches a method for manufacturing a CMOS including a step of LDD implantation followed by a halo implantation (or pocket implantation) and a step of forming wiring electrodes (interconnects) after completion of the devices. See Fig. 2B and related text in which regions 5 are LDD implant regions and regions 6 are pocket implant regions. See col. 7; lines 60-61 and Fig. 1 for the step of forming interconnects.

It would have been obvious to one of ordinary skill in the art to modify the process of Gardner et al. by performing the pocket implantation following the LDD implantation as suggested by Ueda because it is within the level of one skilled in the art that pocket regions restrict the extent of a depletion region formed from heavily doped source and drain regions, hence reduce the risk of punchthrough. As for the formation of interconnects, it would have been obvious that metal interconnects to gate, source, and drain of the device are needed so as to put the device in practical use.

As for the limitation "performing a plasma treatment directly on the sidewalls of the gate electrode and the exposed substrate" of claims 7, 18, 22 and 26, Gardner's reference reads on the claimed limitation for the same reasons noted in the above 102(b) rejection.

As for claim 26, see col. 7, lines 47-50 in Ueda for the step of annealing the LDD and pocket impurity implants.

4. Claims 1, 2, 4, 27, 28, 30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner et al. in view of Saul et al., all of record.

With reference to Figs. 1-4, Gardner teaches a method of manufacturing a gate electrode of improved channel effect and improved gate oxide reliability, comprising:

providing a substrate (12), the substrate having been provided with a patterned and etched layer of gate oxide (16) over the surface there-of and a patterned and etched layer of gate material (18) over said patterned gate oxide, a LDD impurity implant (14) into the substrate having been performed and annealed self-aligned with the patterned and etched layer of gate material; and
creating spacers (26) over sidewalls of the patterned and etched layer of gate material.

See col. 7, lines 40-41 for the LDD impurity implant regions (14) in the substrate that have been performed and annealed self-aligned with the patterned and etched layer of gate material.

Gardner differs from the claims in not disclosing the claimed limitation regarding a plasma treatment directly on the patterned and etched layer of gate material and directly on exposed surfaces of the provided substrate, wherein there are no layers separating the exposed surfaces of the provided substrate from the plasma treatment.

Saul et al. recognize that etching of a silicon dioxide layer grown and/or deposited on an underlying silicon substrate causes lattice damage to the substrate (col. 1, lines 31- 36). Accordingly, Saul et al. teach a process for post etching treatment of a damaged semiconductor device, which process includes plasma treating a semiconductor structure having an etched pattern therein with a plasma comprising H₂ and N₂ (col. 2, lines 5-11, lines 52-64; col. 3, lines 51-56).

Thus, in light of Saul ' s teaching, one of ordinary skill in the art would readily recognize that the etching of the gate layer (18) and oxide layer (16) in Gardner (see Fig.1) would cause lattice damage to the underlying silicon substrate (12). Therefore, one skilled in the art would find it obvious to modify the teaching of Gardner et al. by performing a plasma treatment of the structure of Fig. 1 in a plasma comprising H₂ and N₂ because the plasma treatment would reduce the amount of damage to the silicon substrate, hence reducing problems associated with the device performance. Note that the plasma treatment of the structure of Fig.1 involves a direct exposure of the patterned and etched layer of gate material and of the exposed surfaces of the provided substrate, wherein there are no layers separating the exposed surfaces of the provided substrate from the plasma treatment.

5. Claims 5-8, 10-17, 22-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gardner taken with Saul as applied to claims 1, 2, 4, 27, 28, 30-32 above, and further in view of Ueda of record.

The combination of Gardner et al. and Saul et al. teach the method as described in the above 103(a) rejection, including the limitation "an active surface having been bounded over the substrate by creating regions of field isolation" (col. 7, lines 8-15) of independent claims 7, 14, 22 and 26..

The combined teaching differs from the claims in not disclosing limitations regarding: a) completing the gate electrode, including conductive interconnects there-to (claims 6, 7, 14, 22 and 26), and b) LDD implantation followed by pocket implantation (claims 5, 12, 16, 24 and 26).

Ueda teaches a method for manufacturing a CMOS including a step of LDD implantation followed by a halo implantation (or pocket implantation) and a step of forming wiring electrodes (interconnects) after completion of the devices. See Fig. 2B and related text in which regions 5 are LDD implant regions and regions 6 are pocket implant regions. See col. 7, lines 60-61 and Fig. 1 for the step of forming interconnects.

It would have been obvious to one of ordinary skill in the art to modify the combined process of Gardner et al. and Saul et al. by performing the pocket implantation following the LDD implantation as suggested by Ueda because it is within the knowledge of one skilled in the art that pocket regions restrict the extent of a depletion region formed from heavily doped source and drain regions, hence reduce the risk of punchthrough. As for the formation of interconnects, it would have been

obvious that metal interconnects to gate, source, and drain of the device are needed so as to put the device in practical use.

As for claim 26, see col. 7, lines 47-50 in Ueda for the step of annealing the LDD and pocket impurity implants.

Allowable Subject Matter

6. Claim 3 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. The following is a statement of reasons for the indication of allowable subject matter:


Claim 3 is allowable over prior art of record because the prior art does not teach or suggest the claimed feature regarding the O₂ based plasma treatment directly on the patterned and etched of gate material and directly on exposed surface of the substrate, wherein there are no layers separating the exposed surfaces of the substrate from the plasma treatment. Gardner's reference involves a direct plasma treatment as noted in the above 102(b) rejection. However, the reference includes an oxide layer 22 separating the exposed surfaces of the substrate from the plasma treatment. It would have been unobvious to exclude the oxide layer 22 from the plasma treatment because doing so would destroy the intended purpose of the reference.

Art Unit: 2823

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trung Dang whose telephone number is 571-272-1857. The examiner can normally be reached on Mon-Friday 9:30am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Trung Dang
Primary Examiner
Art Unit 2823

9/19/05